

Cover Sheet	1
Block Diagram/Clock Map/Power Map	2-4
Intel LGA775 CPU	5-7
Intel Bearlake - MCH	8-11
Intel ICH7 - PCI & DMI & CPU & IRQ	12
Intel ICH7 - LPC & ATA & USB & GPIO	13
Intel ICH7 - POWER	14
Clock - RTM 875T-605	15
LPC I/O - Fintek 71889F	16
LAN Atheros AR8132M co-lay AR8131M	17
DDR III DIMM A	18
DDR III DIMM B	19
DDR III CAP	20
HD - VT1708S	21
PCI EXPRESS X16 Slot	22
PCI Slot 1 & 2	23
ATA33/66/100 IDE & SATA Connectors	24
USB Connectors	25
ATX Connetcor & Front Panel	26
VGA Connector	27
UPI ACPI CONTROLLER	28
GMCH VCORE	29
PWM-UPI6206	30

MS-7592

Version 5.2

CPU:

Intel Conroe (95W Dual core)

System Chipset:

Intel G41 - MCH (North Bridge)

Intel ICH7R (South Bridge)

On Board Chipset:

BIOS -- SPI

HD --VT1708S

LPC Super I/O -- F718829G

LAN Atheros AR8132M co-lay AR8131M

CLOCK -- RTM875-605

Main Memory:

DDR III *2 (Max 4GB)

Expansion Slots:


PCI2.3 SLOT * 2

PCI EXPRESS X16 SLOT

ST PWM:

Controller: 3 PHASES

Block Diagram




MICRO-STAR INT'L CO.,LTD

MS-7592

Size Custom	Document Description BLOCK DIAGRAM	Rev 5.2
Date: Thursday, December 10, 2009	Sheet 2 of 33	

CLOCK MAP



MICRO-STAR INT'L CO.,LTD

MS-7592

Size	Document Description	Rev
Custom	CLOCK MAP	5.2
Date: Thursday, December 10, 2009	Sheet 3 of 33	

Processor (95W)
1.15-1.5000V Core-70A
1.2V FSB Vtt-5.8A
VCCPLL
VCC-IOPLL & VCCA

G41 MCH 1.1V core 22A
1.2V FSB Vtt-0.9A
1.5V DDR3 I/O-4.4A(S0,S1)
1.5V DDR3 I/O-25mA(S3)
0.75V DDR3 VREF-2mA
0.75V DDR3 SB_VREF-10uA
DDR3 Resister Comp V-36mA
DDR3 Resis Comp SB_V-10uA
1.1V Core-13.8A(Integrated)
1.1V Core-8.9A(Discrete)
1.5V PCI Express&DMI-0.68A
1.1V PCIE&DMI PLL-41mA
1.5V HOST PLL-45mA
1.5V VCCA_DPLLA&B-55mA
1.5V MPLL-66mA
1.1V Vcc-core 1.16A
1.1V VCC_CL-3A

ICH7
1.2V VCC_CPU-14mA
1.05V Core-0.86A
VCC1_5 SATA/USB/PLL 1.65A
VCC1_5B*-0.646A
5VRef-6mA
5VrefSus-10mA
+3.3V-0.33A
RTC-6uA(G3)
3.3V VccSus*-52mA
VccSus1_05V-See Note 1
VccUSBPLL-10mA
VccDMIPLL-41mA
VccSATAIPLL-50mA

Battery

UPI6206 Regulator
VCCP
1.15-1.5000V

VTT Regulator
V_FSB_VTT
1.2V

uP6103 Regulator
VCC_DDR
1.8V

V1.5 Regulator
V_1P5_CORE
1.5V

1.1V Regulator
V_1P1_Core
1.1V

1.05V Regulator
V_1P05_CORE
1.05V

uP7706 Regulator
3VSB
3.3V

uP7501 Regulator
5VDIMM
5V

W83310DS Regula
VTT_DDR
0.75V

DDR3 DIMM conn(4) & term
0.75V SM Vtt-1.2A(S0)
1.5V Vdd/vddq-4.7A(S0,S1)

PCIE X16 slot(1)
+12V-5.5A
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-3.0A

PCIE X1 slot(0)
+12V-0.5A
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-3.0A

PCI slot slot(2)
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-5.6A
+5.0V-5.0A
+12V-0.5A
-12V-0.1A

USB
+5V-4A(S0,S1)

PS2
+5V-345mA(S0,S1)

CLKGEN
+3.3V-560mA

LAN
3VSB-

SIO
+3.3V
3VSB-


SPI ROM


Audio Codec


1394


+12V
ATX 2x2


+12V	+5V	+3.3V	+5VSB
ATX POWER			













BSEL			TABLE
2	1	0	PSB FREQUENCY
0	1	0	200 MHZ (800
0	0	1	133 MHZ (533

MICRO-STAR INT'L CO., LTD.

Title			
Intel Bearlake G41 POWER			
Size	Document Number	Rev	
	MS-7592	5.2	
Date:	Thursday, December 10, 2009	Sheet	10 of 33



GNT5#	GNT4#	ROUTING
0	1	Flash Cycles Routed to SPI
1	0	Flash Cycles Routed to PCI
1	1	Flash Cycles Routed to LPC




MICRO-STAR INT'L CO.,LTD

MS-7592

Size Custom Document Description **Intel ICH7 - PCI & DMI & CPU & IRQ** Rev 5.2

Date: Thursday, December 10, 2009 Sheet 12 of 33





[illegible]

The schematic diagram illustrates the electrical connections for the CPU module. It is divided into three main sections:

- Top Section:** Shows power supply connections for VCC3 and VCC1. VCC3 is connected to VTT_PG through a 1KΩ resistor (R224). VCC1 is connected to VTT_PG through a 1KΩ resistor (R222). A 1KΩ resistor (R223) connects VCC3 to VTT_PG. A 1KΩ resistor (R231) connects VTT_PG to the CPU module. A 1KΩ resistor (R226) connects VTT_PG to ground. A 1KΩ resistor (R223) connects VCC3 to ground. A 1KΩ resistor (R223) connects VCC3 to ground.
- Middle Section:** Shows the CPU_BSEL1 and CPU_BSEL2 signals. The CPU_BSEL1 signal is connected to the CPU module through a 1KΩ resistor (R196). The CPU_BSEL2 signal is connected to the CPU module through a 1KΩ resistor (R196). A 1KΩ resistor (R196) connects the CPU module to ground. A 1KΩ resistor (R196) connects the CPU module to ground.
- Bottom Section:** Shows the CPU_BSEL0 and CPU_BSEL1 signals. The CPU_BSEL0 signal is connected to the CPU module through a 1KΩ resistor (R232). The CPU_BSEL1 signal is connected to the CPU module through a 1KΩ resistor (R232). A 1KΩ resistor (R232) connects the CPU module to ground. A 1KΩ resistor (R232) connects the CPU module to ground.

The diagram also includes a dashed box labeled "For 400MHz CPU Support" and a note "CPU_BSEL0" at the bottom left.

The diagram illustrates the power plane layout for the L18 chip. It shows a VCC3 supply connected to a network of capacitors (CP11, CP12, CP13, CP14, CP15, CP16, CP17, CP18, CP19, CP20, CP21, CP22, CP23, CP24, CP25, CP26, CP27, CP28, CP29, CP30, CP31, CP32, CP33, CP34, CP35, CP36, CP37, CP38, CP39, CP40, CP41, CP42, CP43, CP44, CP45, CP46, CP47, CP48, CP49, CP50, CP51, CP52, CP53, CP54, CP55, CP56, CP57, CP58, CP59, CP60, CP61, CP62, CP63, CP64, CP65, CP66, CP67, CP68, CP69, CP70, CP71, CP72, CP73, CP74, CP75, CP76, CP77, CP78, CP79, CP80, CP81, CP82, CP83, CP84, CP85, CP86, CP87, CP88, CP89, CP90, CP91, CP92, CP93, CP94, CP95, CP96, CP97, CP98, CP99, CP100) and inductors (L18, L19, L20, L21, L22, L23, L24, L25, L26, L27, L28, L29, L30, L31, L32, L33, L34, L35, L36, L37, L38, L39, L40, L41, L42, L43, L44, L45, L46, L47, L48, L49, L50, L51, L52, L53, L54, L55, L56, L57, L58, L59, L60, L61, L62, L63, L64, L65, L66, L67, L68, L69, L70, L71, L72, L73, L74, L75, L76, L77, L78, L79, L80, L81, L82, L83, L84, L85, L86, L87, L88, L89, L90, L91, L92, L93, L94, L95, L96, L97, L98, L99, L100) connected to various pins of the L18 chip. The chip is labeled 'L18 X10u1r125mA_0805-RF-1'. The diagram is titled 'Close to chip' and shows the connection to the VCC3 supply and the CKVDD pin.

The diagram illustrates the connection of four pull-up resistors (R246, R251, R269, R271) to the CLKVD and CLKVDD pins. Each resistor is connected to a specific pin (X_10KR0402) and a signal line (TME_OC, SRC5_EN, 27M_SEL, 1TP_EN). The diagram also shows the corresponding pull-down resistors (R238, R256, R262, R272) connected to ground.

	0	1
TME_OC	Normal Run	No Overclocking
SRC5_EN	Pin29/30 is PCI STOP/CPU STOP	Pin29/30 is SRC 5
27M_SEL	Pin17/18 is SRC 1	Pin17/18 is 27Mhz
1TP_EN	Pin38/39 is SRC 8	Pin38/39 is CPU1TP

FS_C	FS_B	FS_A	CPU
0	0	1	133M
0	1	0	200M
0	0	0	266M
1	0	0	333M
1	1	0	400M

Only the selection in the table is valid

```
RTL demo board circuit: BSEL BIASING RES( cwork EMI 10P to GND)
```





MS-7592

Size	Document Description
Custom	CLK-RTM 875T-605

Date: Thursday, December 10, 2009 Sheet 15 of 33

Rev	5.2
-----	-----


Keep CHOKER6 within 200 mils (0.5cm) of pin1.



For AR8131/M: Remove C227
For AR8132/M internal clock: Remove C227
For AR8132/M external clock: Remove Y1, C227, C228
If the external clock is swing from 0 to 0.8V, EXT_25/48 can be connected to XTLL directly.



Clock Resource
For AR8131/M:remove R680
For AR8132/M input 25MHz:remove R680
For AR8132/M input 48MHz:stuff R680




If overclocking, remove R634


layout note

VDD3.3 power trace should be wider than 40mils
AVDDH power trace should be wider than 20mils
Pin1 to 4.7uH power trace should be wider than 60mils.
AVDDL, DVDDL and VDD1.7 power trace should be wider than 20mils.


Note: AR8131M 乙 R190 斜剖玻璃



For 1000M LAN ,R550 stuff;
For 10/100M LAN,R550 NC





C528 C529 close pin29/pin30
For AR8131/8132:remove C528 C529





If CLKREQn applied, R496=4.7K.
If CLKREQn not applied, R496 removed.



Giga-Lan	10/100-Lan
N58-22F0731-F02	N58-22F0771-F02
Link Yellow	Link Yellow
Active Blinking 1000	Active Blinking 100
Orange 100	Green 10
Green 10	None
None	None
19	19
20	20
Orange	Yellow
21	21
Green	Green
22	22




If overclocking, R485 stuffed and R484 removed.
If not overclocking, R484 stuffed and R485 removed.




For AR8131M&AR8132M: R220=0 ohm. Remove U11, R216.
For AR8131&AR8132 eeprom application, reserve TWSI circuit. R220=4.7K.

Micro Star Restricted Secret		
Title	MS-7592	Rev
Document Number	AR8132M AR8131M	5.2
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, December 10, 2009 Sheet 17 of 33



DDRII DIMM_A1_Channel A






MICRO-STAR INT'L CO.,LTD		
MS-7592		
Size	Document Description	Rev
Custom	DDR III DIMM A	5.2
Date: Thursday, December 10, 2009		Sheet 18 of 33

DDRII DIMM_B1_Channel B













ADDRESS=1:0 [SA1:SA0]



MICRO-STAR INT'L CO.,LTD		
MS-7592		
Size	Document Description	Rev
Custom	DDR III DIMM B	5.2
Date: Thursday, December 10, 2009		Sheet 19 of 33


CHANNEL A V_SM_VTT DECOUPLING CAPS

CHANNEL B V_SM_VTT DECOUPLING CAPS




VT1708S CODEC

FOR 6 Port




Azalia Front Audio Connector




Place those component close to
audio connector.


VT1708S JACK




VT1708S JACK DETECT




SPDIF OUT





AUDIO CODE REGULATORS




For EMI



PCIe X16 PORT




PCI SLOT 1 (PCI VER: 2.2 COMPLY)







IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD17
MASTER = PREQ#1
PIRQ#B


PCI PULL-UP / DOWN RESISTORS




ATA 33/66/100 IDE Connectors



PS2 KEYBOARD & MOUSE CONNECTOR



SERIAL ATA CONNECTOR BLOCK



MICRO-STAR INT'L CO.,LTD

MS-7592

Size	Document Description	Rev
Custom	IDE & SATA Connectors	5.2
Date: Thursday, December 10, 2009	Sheet 24 of 33	


The schematic diagram illustrates the USB RST module's internal components and connections. On the left, the LAN_USB1A module is shown with pins 5 through 8 connected to USBP3, USBN3, USBP1, and USBN1 respectively. The module's internal components include a CMC-112-121D017-LF, a C152 capacitor (Co.1U10X0402-1), and an EC23 chip (CD470u16EL11.5-RH). The USB RST module is connected to the LAN_USB1A module via a series of USB signals: USBP3, USBN3, USBP1, and USBN1. The USB RST module also has a USB connector on the right, which is connected to the USBP3, USBN3, and USBN1 signals. The USB connector is labeled "NEAR USB CONNECTOR" and "NEAR USB CONNECTOR". The USB RST module is also connected to a USB connector on the right, which is labeled "NEAR USB CONNECTOR" and "NEAR USB CONNECTOR". The USB RST module is also connected to a USB connector on the right, which is labeled "NEAR USB CONNECTOR" and "NEAR USB CONNECTOR".

[illegible][illegible]

The schematic diagram illustrates the internal components and connections of the USB FSTR1 module. The components include:

- EC42**: A capacitor connected to the USB FSTR1 input.
- C455**: A capacitor labeled **X_C0.1u25Y0402-RH** connected to the USB FSTR1 input.
- JUSB2**: A connector with pins 1 through 7. The connections are:
 - Pins 1 and 2: **VCC**
 - Pins 3 and 4: **USB0-**
 - Pins 5 and 6: **USB1+**
 - Pins 7 and 8: **GND**
 - Pins 9 and 10: **USBC**
- H2X5[9]M_COLOR-RH**: A component labeled **N31-2051581-H06** connected to the JUSB2 connector.
- L24**: An inductor connected to the USB FSTR1 input.
- USB FSTR1**: The main input/output port.
- USB P6** and **USB P7**: USB ports connected to the module.
- D20**: A diode connected to the USB FSTR1 input.
- ESD-IP4220**: An ESD protection device connected to the USB FSTR1 input.

The diagram shows the internal wiring connecting these components, including the USB FSTR1 input, the JUSB2 connector, and the various passive components (capacitors, inductor, diode, ESD protection).



ATX Connector

INTEL/PB Front Panel Connector

The diagram illustrates the wiring for the Intel/PB Front Panel Connector. Key components and connections include:

- Connector (D17):** A 17-pin connector with pins labeled Y (SATALED#), X (IDE_LED#), and others.
- Resistors:** R388 (330R) for VCC5V, R413 (10KR0402) for VCC3V and FP_RST#.
- Capacitors:** C387 (X.C01u6v0402), C386 (X.C0110v0402), C385 (X.C10v0402).
- LEDs:** PWR_LED, SUS_LED, HD_LED+.
- Other Components:** R424 (4.7KR0402) for 3VSB, and C389 (X.C01u6v0402) for HD_LED+.
- Board Labels:** H2X5[10]M_COLORS-RH, N31-2051421-H06.

LED (for Fintek 71882)

5VSB

RN39
8P4R-680R0402-RH

SUS_LED

PWR_LED

16 LED_VCC

16 LED_VSB

RN46
8P4R-4.7KR0402

Q47

SUS_LED

Ground

MSI Front Panel Connector

The diagram illustrates the wiring for the MSI Front Panel Connector. It shows the connection of the front panel connector (JFP2) to the motherboard (H2X4[7]M_COLOR-RH) and the power supply (VCC5). The front panel connector has pins 1 through 8, and the motherboard connector has pins 1 through 8. The power supply connector has pins 1 through 8. The connections are as follows:

- Pin 1 (GND) is connected to the GND pin of the JFP2 connector.
- Pin 2 (SPEAKER) is connected to the SPEAKER pin of the JFP2 connector.
- Pin 3 (SLED) is connected to the SLED pin of the JFP2 connector.
- Pin 4 (BUZ+) is connected to the BUZ+ pin of the JFP2 connector.
- Pin 5 (PLED) is connected to the PLED pin of the JFP2 connector.
- Pin 6 (BUZ-) is connected to the BUZ- pin of the JFP2 connector.
- Pin 7 (VCCSPK) is connected to the VCCSPK pin of the JFP2 connector.
- Pin 8 (VCC5) is connected to the VCC5 pin of the JFP2 connector.

The diagram also shows the connection of the front panel connector to the power supply. The power supply has a connector labeled VCC5. The connector has pins 1 through 8. The connections are:

- Pin 1 (GND) is connected to the GND pin of the VCC5 connector.
- Pin 2 (SPEAKER) is connected to the SPEAKER pin of the VCC5 connector.
- Pin 3 (SLED) is connected to the SLED pin of the VCC5 connector.
- Pin 4 (BUZ+) is connected to the BUZ+ pin of the VCC5 connector.
- Pin 5 (PLED) is connected to the PLED pin of the VCC5 connector.
- Pin 6 (BUZ-) is connected to the BUZ- pin of the VCC5 connector.
- Pin 7 (VCCSPK) is connected to the VCCSPK pin of the VCC5 connector.
- Pin 8 (VCC5) is connected to the VCC5 pin of the VCC5 connector.

The diagram also shows the connection of the front panel connector to the motherboard. The motherboard has a connector labeled H2X4[7]M_COLOR-RH. The connector has pins 1 through 8. The connections are:



- Pin 1 (GND) is connected to the GND pin of the H2X4[7]M_COLOR-RH connector.
- Pin 2 (SPEAKER) is connected to the SPEAKER pin of the H2X4[7]M_COLOR-RH connector.
- Pin 3 (SLED) is connected to the SLED pin of the H2X4[7]M_COLOR-RH connector.
- Pin 4 (BUZ+) is connected to the BUZ+ pin of the H2X4[7]M_COLOR-RH connector.
- Pin 5 (PLED) is connected to the PLED pin of the H2X4[7]M_COLOR-RH connector.
- Pin 6 (BUZ-) is connected to the BUZ- pin of the H2X4[7]M_COLOR-RH connector.
- Pin 7 (VCCSPK) is connected to the VCCSPK pin of the H2X4[7]M_COLOR-RH connector.
- Pin 8 (VCC5) is connected to the VCC5 pin of the H2X4[7]M_COLOR-RH connector.

SYSTEM FAN


The schematic diagram illustrates the SYSTEM FAN circuit. A +12V supply is connected to a network of resistors (R50, R57, R61) and a fan (SYSFAN2). The fan is connected to a ground plane. A capacitor C7 is connected to the +12V supply. The output of the fan is labeled SYS_FAN1.

Components and connections:



- +12V**: Power supply input.
- R50**: 4.7KR0402 resistor.
- R57**: 27KR0402 resistor.
- R61**: 10KR0402 resistor.
- C7**: X_C10u16X51206-RH capacitor.
- SYSFAN2**: H1X3B-FR_WHITE-RH fan.
- SYS_FAN1**: Output signal.






Video Connector




5VDIMM FOR DDR




VTT_SEL = L	V_FSB_VTT=1.1V	For future KENTSFIELD processor. (FSB1333, Quad-Core)
VTT_SEL = H	V_FSB_VTT=1.2V	For normal processors.



DDR II 1.8V POWER




For cost down



V_1P1_CORE 18.1A+2.47A+2.94A

? value=> 1.1V 1.5V=> 1.1V 3.6K / 10K


1.5V Core
1.4A




MICRO-STAR INT'L CO.,LTD

MS-7592




Size	Document Description	Rev
Custom	NB Core Power & DDR Power	5.2
Date: Monday, December 21, 2009	Sheet 29 of 33	



ICH7 HEATSINK




MCH HEATSINK




PK0-0759252-G37, 精成, 23, 寶安恩斯邁廠 (MSIS) 4, Coffee
PK0-0759252-E48, 競華, 23, 寶安恩斯邁廠 (MSIS) 4, Coffee


Mounting Holes



Simulation



Optics Orientation Holes



ICH7									
GPIO	Alt Func	PIN	I/O/NC	POWER	PU	SMI	TOL	DEFAULT	SIGNAL NAME
GPIO0	Unmultiplexed	AB18	I/O	CORE	N	Y	3.3V	GPI	GPIO(pull high)
GPIO1	REQ5#	C8	I/O	CORE	N	Y	5V	GPI	PREQ#5
GPIO2	PIRQE#	G8	I/OD	CORE	N	Y	5V	GPI	GPIO2(pull high)
GPIO3	PIRQF#	F7	I/OD	CORE	N	Y	5V	GPI	GPIO3(pull high)
GPIO4	PIRQG#	F8	I/OD	CORE	N	Y	5V	GPI	GPIO4(pull high)
GPIO5	PIRQH#	G7	I/OD	CORE	N	Y	5V	GPI	GPIO5(pull high)
GPIO6	Unmultiplexed	AC21	I/O	CORE	N	Y	3.3V	GPI	ATADET0
GPIO7	Unmultiplexed	AC18	I/O	CORE	N	Y	3.3V	GPI	STRAPPED HI
GPIO8	Unmultiplexed	E21	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO9	Unmultiplexed	E20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO10	Unmultiplexed	A20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO11	SMBALERT#	B23	I/O	Resume	N	Y	3.3V	Native	STRAPPED HI
GPIO12	Unmultiplexed	F19	I/O	Resume	N	Y	3.3V	GPI	SIO_PME#
GPIO13	Unmultiplexed	E19	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO14	Unmultiplexed	R4	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO15	Unmultiplexed	E22	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO16	Unmultiplexed	AC22	I/O	CORE	N	N	3.3V	GPO	NC
GPIO17	GNT5#	D8	I/O	CORE	N	N	3.3V	GPO	STRAPPED L
GPIO18	Unmultiplexed	AC20	I/O	CORE	N	N	3.3V	GPO	NC
GPIO19	SATA_1GP	AH18	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO20	Unmultiplexed	AF21	I/O	CORE	N	N	3.3V	GPO	NC
GPIO21	SATA_0GP	AF19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO22	REQ4#	A13	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO23	LDRQ_1#	AA5	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO24	Unmultiplexed	R3	I/O	Resume	N	N	3.3V	GPO	NC
GPIO25	Unmultiplexed	D20	I/O	Resume	Y	N	3.3V	GPO	GPIO25(high 7507,low 7398)
GPIO26	Unmultiplexed	A21	I/O	Resume	N	N	3.3V	GPO	USB_EN
GPIO27	Unmultiplexed	B21	I/O	Resume	N	N	3.3V	GPO	NC
GPIO28	Unmultiplexed	E23	I/O	Resume	N	N	3.3V	GPO	NC
GPIO29	OC5#	C3	I/O	Resume	N	N	3.3V	GPI	USB_OCP#2
GPIO30	OC6#	A2	I/O	Resume	N	N	3.3V	GPI	USB_OCP#3
GPIO31	OC7#	B3	I/O	Resume	N	N	3.3V	GPI	USB_OCP#3
GPIO32	Unmultiplexed	AG18	I/O	CORE	N	N	3.3V	GPO	BIOS_WP#(fill with 1)
GPIO33	Unmultiplexed	AC19	I/O	CORE	N	N	3.3V	GPO	NC
GPIO34	Unmultiplexed	U2	I/O	CORE	N	N	3.3V	GPO	NC
GPIO35	SATACLKREQ#	AD21	I/O	CORE	N	N	3.3V	GPO	NC
GPIO36	SATA2GP	AH19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO37	SATA3GP	AE19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO38	Unmultiplexed	AD20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO39	Unmultiplexed	AE20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO48	GNT4#	A14	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO49	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	V_CPU_IO	Native	H_PWRGD
Following are the GPIOs that need to be terminated properly if not used: GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused. GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.									

SIO Fintek71882FG(CONTINUE)					
GPIO	Alt Func	PIN	Usage	Input/Output	NOTES
GPIO0	VIDOUT0	49	MCH_BSEL0	O12	
GPIO1	VIDOUT1	50	MCH_BSEL1	O12	
GPIO2	VIDOUT2	51	MCH_BSEL2	O12	
GPIO3	VIDOUT3	52	NC	O12	
GPIO4	VIDOUT4	53	NC	O12	
GPIO5	VIDOUT5/SIC	54	NC	I/OD12t	
GPIO6	SLOT0CC#	55	GPO	I/OD12t	
GPIO7	Turbo1#/WDTRST#	56	WDTRST#	OD12-5v	
GPIO15	LED_VSB/ALERT#	64	LED_VSB	OD12	
GPIO16	LED_VCC/Turbo2#	65	LED_VCC	OD12	
GPIO20	PCIRST1#	74	PCIRST1#	OD12	
GPIO21	PCIRST2#	75	PCIRST2#	O12	
GPIO22	PCIRST3#	76	PCIRST3#	O12	
GPIO23	RSTCON#	77	RSTCON#	OD12	
GPIO24	ATXPG_IN	78	ATXPG_IN	AIN	
GPIO32	PWROK	84	PWROK	OD12	
GPIO26	PWSIN#	80	PWSIN#	INts5v	
GPIO27	PWSOUT#	80	PWSOUT#	OD12	
GPIO30	S3#	82	S3#	INts5v	
GPIO31	PSON#	83	PSON#	OD12-5v	
GPIO33	RSMRST#	85	RSMRST#	OD12	
GPIO40	FANIN3	25	FANIN3	INts5v	
GPIO41	FAN_CTL3	26	FAN_CTL3(NC)	OD12-5v	
GPIO25	PME#	79	PME#	OD12-5v	
GPIO10	SPI_SLK/FANIN4	59	GPIO10(NC)	I/OD12t	
GPIO11	SPI_CS0#/FANCTL4	60	GPIO11(NC)	I/OD12t	
GPIO12	SPI_MISO/FANCTL1_1	61	GPIO12(NC)	I/OD12t	
GPIO13	SPI_MOSI/BEEP	62	BEEP(NC)	OD24	
GPIO14	FWH_DIS/WDTRST#/SPI_CS1#	63	GPIO14	I/OD12t	
GPIO42	IRTX	27	IRTX	O12	
GPIO43	IRRX	28	IRRX	INts	
GPIO17		66	NC	I/OD12t	

PCI Config.

DEVICES	MCP1 INT	PIN REQ#/GNT#	IDSEL	CLOCK
PCI1	PIRQ#A PIRQ#B PIRQ#C PIRQ#D	PREQ#0 PGNT#0	AD16	PCI_CLK0
PCI2	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	PREQ#1 PGNT#1	AD17	PCI_CLK1

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM A	A0H	P_DDR0_A/N_DDR0_A P_DDR1_A/N_DDR1_A P_DDR2_A/N_DDR2_A
DIMM B	A4H	P_DDR0_B/N_DDR0_B P_DDR1_B/N_DDR1_B P_DDR2_B/N_DDR2_B

JCH1	Chassis Intrusion
Open	Normal
(1-2)	Chassis Open

JUMPER SETTING

JBAT1	(1-2)NORMAL	(2-3)CLEAR
-------	-------------	------------

File BIOS Request Form		
Size C	Document Number MS-7592	Rev 5.2
Date:	Thursday, December 10, 2009	Sheet 32 of 33

0A Change list:

1. Add DMI Audio net name
2. Change LED Power pull high to 680 Change r20 to 1.5K
3. Change D10 D11 Power pull VCC5, Q20 Pull up VCC3
4. Delet R252 R254 C132 R22 C60,change U5 to I95-7523212-T07
5. Modify footprint : C_P3_5_D8_H9 NC_0402_6 NC_0603_10 C0805MSB C0603MS_BOT
6. Swap RN65 RN61 RN23 RN64 RN63 RN24 RN28 RN25 RN66 ; Delet EC20,
7. Add 5VCC TO 3VCC sequence
8. change TESTPIN30 to TPC20B
9. RENAME ,Swap RN37, X_J1 Change to GND , Change C300 C301 to 0.22UF
10. Modify V_1P25_CORE to G31

1.0 Change list:

1. U11 EN(pin3)change to USB_DRV
2. Add SIO pin55 SKTOCC# pull up to 3vsb
3. Swap RN26
4. add Control UP7501 power sequence

1.1 Change list:

09/07/22

1. Printport chane to pin header`
- 2Ladd APS LED(ONE LED);
- 3Lchange Y3 footprint to OSCC_MS;
- 4Lchange SIO PN to B02-7188934-F34`
- 5Lchange JPW1 to JPWR2`
- 6Lchange ATX1 to JPWR1`
- 7LChange NB &SB heatsink to HS_NB1&HS_SB1`
- 8LChange LAN to AR8132M/AR8131M`
- 9Lchange audio codec to VT1708S;

09/07/23

1. page 30 ,del R616,R550`
chagne R80 to 0ohm`
change R54,R43,R39 to 1ohm;
add Q64,Q65,R613,R620;
2. page 21 ,change CN10 to 100p`
change 470p cap to 100p;
- 3Lpage 15 add OC Switch`

09/07/24

- 1Lpage 17 change 3VDUAL to 3VSB`
add C724 for EMI;

7592 Change list:

1. modify G31 to G41; LAN=> TRL8111DL; ALC888 - > change to ALC888S VC2;
SIO: I/O Fintek 882 - > Change to 889;
LAN : 8111C /8101E > Change to 8111DL / 8101E ;
Vcore ST6703 > Change to UPI 6206 2008/10/13
- 2.reserved 0 ohm to GND for ALC888s pin4
change DDR to quar choke (ckhoke1/2) 10/15
change Q27 to N7002 from 3904, change 2pcs N3904 to Q36 ;
chage LAN circuit => modify EL cap to MLCC for +3VSB; add 2n3904 for link100/1000 ;10/16
install copper to instand LXX :10/17
3. modify TPM footprint;=JLPC1_TPM 10/20
4. remove H/VSYNC to GND resistor, (only onboard VGA) 10/21
- 5:Pin 23 is GPO pin for8111DL. It is used forDSM function. 10/22
6. reserved SIO Peci_REQ# to ICH7 Bmbusy# 10/23
7. reserved ITPM die to resistor (G41 no support ITPM 10/23
- 8, delect 鍍玻璃起論(鍍玻璃起) 10/24
- 9 ,reserved PSI function circuit, reserved PGNT#3 to Vcc3 for ICH Top Block-swap issue
reserved LPC_DRQ#0 pull high resistor (ICH7 &SIO interpull high) 10/24
10. H_VCCPLL 迴VCCDQ_CRT照義珍輯layout天掩耽証補 10/24
- 11.H_COMP4 reserved Pul up R(DEMO board reserved); ICH7 pinAF24/AH25 for desttop is test pint,
for mobile is DPRSTP#/DPSLP#=> 0 ohm R to ICH7 no stuff , stuff CPU side pull high R to VTT; 10/26
12. PCIE slot footprint change to SLOT_PCIEXP164_2(娛謔研效厘CPU源研)
Clock part: cange 2 pcs 3904 to 1 2n3904 for layout size;10/27
13. reserved a DDR DIMM input EL cap ;
change VRM part some RC to 0603 footprint, reserved a SP_cap10/28
14. remove some NB TXX(test pad) for layout , 10/30
- 15: reserved RNXX for HDMI (RNXX intershort) P8; del TPM CONN TPMCLK 10P EMI cap; Swap RN64 .6&8 (CPUSEL2) 10/31
- 16: Swap RN15.1&3 , update NB_sink/EC36/37/R380 tol CIS library 11/03
- 17, modify some 0805 to 0603 cap for layout and reserved 1.1_core cap for cost (p8) ; change H/VSYNC_1 location for cost; 11/04
- 18: update NB ci library; change Audio 100uf cap to EL cap 11/05
- 19: modify test point footprint from tcp20B to testpin25
change VRM CS1/2/3+ to 1.5K ohm, reserved C8; 11/06
- 20 PLTRST_BUL# pull high from 220 ohm to 1K (VCC3) ==test signal 11/07
- 21: reservec SATALED# & AC_RST# pull high resistor 11/08
- 22 Footprint updateL OSCC_MS 略 N_OSCC_MS 11/10
- add rubber 6010: P/N:E25-7530010-C81 11/12
- 23 R40/R41 change 0402 value 11/21

7592 1.0 Change list:

1. SIO Version:B change to Version: C; SIO pin99(VCC) modify to 3VSB, pwok(pin80) modify to 3VSB ;
DMI CAP change to 0510 for SMT process ; update LAN_usb footprint, R181 for 8111DL, 8103E no install;1202
- 2> modify NB core and NB_sink P/N ;c211 chage to 0603;C359 chage to 3vsb for SIO Pin99 from Vcc3;
- R158 R160 place NB side for SI bug;; add R486 for intel seq; 1212
- 3> build BOM for osc cap (audio/VRM/DDR input) 12/16

7592 5.1 Change list:

Title			
History			
Size	Document Number	Rev	
Custom	MS-7592	5.2	
Date:	Thursday, December 10, 2009	Sheet	33 of 33